Principal Digital Design Engineer
New Yesterday
Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Principal Digital Design Engineer to join our MIC (Memory Interface Chip) team in San Jose, CA. In this role, you will be working with some of the brightest inventors and engineers in the world developing products that make data faster and safer.
As a Principal Digital Design Engineer, you'll play a pivotal role in MIC product development. In this full-time role, you'll report directly to ourSr Dir Analog Engineering. Our MIC Engineering team is dedicated to developing DIMM Interface Chips, and your contributions will be instrumental in PMIC/TS/SPD projects.
Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.
Responsibilities
- Work with analog/digital design team for new product development
- Responsible for digital architecture design, RTL coding, functional simulation, analog-block Verilog model, post-pr simulation, eco fix
- Support bench test, support ATE test
- Support chip bringing-up, debugging, failure analysis, characterizations and product release efforts
Qualifications
- Master degree or above in EE or related field
- At least 7 years of digital IC design experience
- Experience in the area listed below:
- Embedded SRAM/OTP/Efuse/MTP controller
- Design for test for digital block, analog block
- Communication bus such as I2C/I3C/SPI/AHB/APB
- Logic equivalent check
- Static timing check
- Mixed-Signal design
- Familiar to schematic editor
- MCU-based design experience is a plus
- Mass product experience is a plus
- Self-motivated and proactive
- Good communication skills and a strong team player
About Rambus
Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow's systems.
Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.
The US salary range for this full-time position is $140,600.00 to $261,200.00. Our salary ranges are determined by role, level and location. The successful candidate's starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.
Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.
Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.
For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.
#LI-LH1
#LI-HYBRID
- Location:
- San Jose
- Job Type:
- FullTime
We found some similar jobs based on your search
-
New Yesterday
Principal Digital Design Engineer
-
San Jose
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COS...
More Details -
-
New Yesterday
Principal Digital Design Engineer
-
Santa Clara
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COS...
More Details -
-
New Yesterday
Principal Digital Design Engineer
-
San Jose
Overview Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Principal Digital Design Engineer to join our MIC (Memory Interface Chip) team in San Jose, CA. In this role, you will be working...
More Details -
-
3 Days Old
Principal Digital Design Engineer Santa Clara, CA
-
Santa Clara, CA
-
$125
- Marketing, Advertising And PR
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMO...
More Details -
-
3 Days Old
DSP or Serdes RTL Sr Principal Digital Design Engineer
-
San Jose, CA, United States
- IT & Technology
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic and growing team of engineers developing high-speed PMA layer IP for industry-standard protocols. ...
More Details -
-
3 Days Old
DSP or Serdes RTL Sr Principal Digital Design Engineer
-
San Jose, CA, United States
-
$200,000 - $250,000
- IT & Technology
DSP or Serdes RTL Sr Principal Digital Design Engineer page is loaded DSP or Serdes RTL Sr Principal Digital Design Engineer Apply locations SAN JOSE time type Full time posted on Posted 2 Days Ago job requisition id R43530 At Cadence, we hire and d...
More Details -