4 days ago Be among the first 25 applicants Get AI-powered advice on this job and more exclusive features. This range is provided by Cisco. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more. Base pay range $133,300.00/yr - $186,800.00/yr The application window is expected to close on 7/30/2025

Like the look of this opportunity Make sure to apply fast, as a high volume of applications is expected Scroll down to read the complete job description.

This is an onsite role and will require working out of the Milpitas/San Jose office location.

Who We Are:

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web-scale data centers and across service providers, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing, and testing some of the most complex ASICs being developed in the industry.

Who You'll Work With

:

You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross-functional teams to verify the ASIC in simulation, in emulation, and during ASIC bring-up.

What You'll Do:

Maintaining existing DV environments and enhancing them Construct test bench including scoreboard, agents, sequencers, and monitors for new blocks Write test plan, develop test cases, debug regression failures and drive to module verification closure Ensuring complete verification coverage through implementation and review of code and functional coverage

Minimum Qualifications:

Bachelor's with 5+ years or Master's degree with 3+ of relevant experience required; prior experience with System Verilog and UVM methodology Prior experience in verifying complex blocks, clusters and top level for SoC Prior experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes. Prior experience with functional coverage and constrained random DV environments. Scripting skills: Perl and/or Python scripting

Preferred Qualifications:

Strong domain experience on one or more protocols in a plus – PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU. Experience with Veloce/HAPS is a plus Formal verification (iev/vc formal) knowledge is a plus

Why Cisco

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Simply put – we power the future.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.Seniority level Seniority levelNot Applicable Employment type Employment typeFull-time Job function IndustriesComputer Hardware Manufacturing, Software Development, and Computer Networking Products Referrals increase your chances of interviewing at Cisco by 2x Sign in to set job alerts for “Design Verification Engineer” roles. Mountain View, CA $132,000.00-$189,000.00 2 weeks ago Physical Design Engineer, Custom Datapath Sunnyvale, CA $183,000.00-$271,000.00 2 weeks ago Mountain View, CA $183,000.00-$271,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Mountain View, CA $113,000.00-$161,000.00 3 days ago Mountain View, CA $132,000.00-$189,000.00 2 weeks ago Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago San Jose, CA $108,400.00-$154,200.00 2 days ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Santa Clara, CA $138,452.00-$190,100.00 1 day ago San Jose, CA $136,000.00-$204,000.00 2 weeks ago San Jose, CA $149,600.00-$214,100.00 4 days ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Santa Clara, CA $137,450.00-$203,800.00 2 days ago Physical Design and Verification Engineer Sunnyvale, CA $173,000.00-$249,000.00 1 week ago Design Verification Engineer (Fulltime role only)ML Hardware Architecture Modeling and Co-design Engineer Sunnyvale, CA $132,000.00-$189,000.00 2 days ago Santa Clara, CA $108,000.00-$212,750.00 7 hours ago San Jose, CA $194,000.00-$410,000.00 6 days ago CPU Verification Engineer (Multiple Locations) We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr