Silicon Design Verification Engineer
2 Days Old
- locations
- San Jose, California, United States
- time type
- Full time
- posted on
- Posted Yesterday
- job requisition id
- R01100
Job Details:
Job Description:
Performs functional logic verification of an IP and/or subsystem to ensure design will meet specification requirements.
Develops FPGA IP verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design and uncover bugs.
Replicates, root causes, and debugs issues in the pre-silicon environment.
Finds and implements corrective measures to resolve failing tests.
Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. May also collaborate with systems and software engineers to support integration testing of the FPGA.
Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
Maintains and improves existing functional verification infrastructure and methodology.
Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications.
Salary Range
The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.
$210k - $280k USD
Qualifications:
BS in Electrical Engineering, Computer Science or related field.
8+ years of experience in design verification in IP or subsystem
Demonstrated knowledge of System Verilog and UVM. Formal and emulation is a plus.
Proven ability to have done the full verification lifecycle from testplans, environment ownership, coverage closure and bug tracking etc.
Job Type:
RegularShift:
Shift 1 (United States of America)Primary Location:
San Jose, California, United StatesAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.- Location:
- San Jose
- Job Type:
- FullTime
We found some similar jobs based on your search
-
New Yesterday
IP Silicon Design Verification Engineer
-
San Jose
locations San Jose, California, United States time type Full time posted on Posted Yesterday job requisition id R01101 Job Details: Job Description: Performs functional logic verification of an FPGA to en...
More Details -
-
2 Days Old
Silicon Design Verification Engineer
-
San Jose
locations San Jose, California, United States time type Full time posted on Posted Yesterday job requisition id R01100 Job Details: Job Description: Performs functional logic verification of an IP and/or ...
More Details -
-
3 Days Old
Silicon Design Verification Engineer
-
San Jose, CA
-
$200
- Engineering
Remember to check your CV before applying Also, ensure you read through all the requirements related to this role. WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communi...
More Details -
-
32 Days Old
Silicon Design Verification Engineer
-
Santa Clara, CA, United States
- Engineering
WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - ...
More Details -
-
39 Days Old
Design Verification Engineer (Silicon Engineering)
-
Sunnyvale, CA, United States
- Engineering
Join to apply for the Design Verification Engineer (Silicon Engineering) role at SpaceX Join to apply for the Design Verification Engineer (Silicon Engineering) role at SpaceX SpaceX was founded under the belief that a future where humanity is ...
More Details -
-
40 Days Old
Verification Silicon Design Engineer
-
San Jose, CA, United States
- Engineering
Join to apply for the Verification Silicon Design Engineer role at AMD Join to apply for the Verification Silicon Design Engineer role at AMD This range is provided by AMD. Your actual pay will be based on your skills and experience — talk with...
More Details -