ASIC/SOC Micro-Architect and RTL Design Engineer, Mountain View, CA

ASIC/SOC Micro-Architect and RTL Design Engineer

New Yesterday

ASIC/SOC Micro-Architect and RTL Design Engineer Join to apply for the ASIC/SOC Micro-Architect and RTL Design Engineer role at MatX ASIC/SOC Micro-Architect and RTL Design Engineer 17 hours ago Be among the first 25 applicants Join to apply for the ASIC/SOC Micro-Architect and RTL Design Engineer role at MatX MatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these roles will be responsible for delivering performant and functionally accurate silicon for MatX products across compute, memory management. High-speed connectivity and other key technologies.

While professional experience and qualifications are key for this role, make sure to check you have the preferable soft skills before applying if required.

Responsibilities include:

Contribute to MatX's silicon architecture-to-design methodology with a scalable solution across blocks, subsystems, fullchip design Own entire subsystem or subsets and/or chip-level silicon design deliverables from micro-architecture to sign-off ready design Plan and drive intermediate and sign-off reviews on micro-architecture and design specifications, execution progress, area and timing closure towards various silicon milestones including design freeze and tapeout Work closely with the verification, DFT and physical design co-owners of the subsystem/block in question and deliver best-in-class performance-power-area results

Requirements:

Concept-to-silicon experience in driving silicon design for subsystems and/or top-level functions with ASICs and SOCs from an architecture specification to production silicon Experience with SystemVerilog, Python, C/C++, Bluespec and similar scripting and programming languages for chip design and related flows Production-proven experience on silicon micro-architecture and design concepts used in high-performance compute (CPUs, GPUs, accelerators), high-speed connectivity, memory management and related functionalities Experience with testing your designs and working closely with verification teams towards performance and coverage closure goals Hands-on experience with design synthesis, equivalence checking, design lint, clock-domain-crossing and related flows to take designs to high quality sign-off Experience on DFT and physical design concepts and methodologies to achieve high test coverage and best-in-class timing, power and area for designs working with experts in these areas to take designs to sign-off Familiarity with verification, emulation platforms and methodologies is a plus Hands-on experience with participation in silicon debug and bring-up is a plus

Compensation: The US base salary for this full-time position is $120,000 - $400,000 + equity + benefits

As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.

All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.

This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.Seniority level Seniority levelMid-Senior level Employment type Employment typeFull-time Job function Job functionInformation Technology IndustriesComputer Hardware Manufacturing Referrals increase your chances of interviewing at MatX by 2x Sign in to set job alerts for “Security Operations Center Architect” roles. Menlo Park, CA $163,000.00-$216,000.00 2 weeks ago San Jose, CA $273,020.00-$369,380.00 1 week ago Mountain View, CA $180,000.00-$210,000.00 2 weeks ago San Jose, CA $253,300.00-$342,700.00 1 week ago Senior Physical Security Systems Engineer, Infrastructure Redwood City, CA $158,000.00-$237,000.00 1 week ago San Jose, CA $128,400.00-$192,600.00 2 weeks ago Mountain View, CA $133,000.00-$216,000.00 21 hours ago San Mateo, CA $145,000.00-$150,000.00 2 weeks ago Santa Clara, CA $152,000.00-$264,500.00 3 days ago San Jose, CA $312,800.00-$423,200.00 1 week ago Sunnyvale, CA $229,000.00-$254,000.00 4 weeks ago Redwood City, CA $150,000.00-$180,000.00 4 days ago Mountain View, CA $125,000.00-$188,000.00 13 hours ago Santa Clara, CA $150,000.00-$200,000.00 2 days ago Menlo Park, CA $177,000.00-$251,000.00 2 weeks ago Senior Enterprise Security Engineer (InfoSec)Principal Security Engineer, Enterprise Security - San Jose San Jose, CA $199,800.00-$441,600.00 1 week ago Security Engineering Technical Leader, Management Plane San Jose, CA $156,200.00-$282,900.00 3 weeks ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr

Apply

Location:: Mountain View, CA
Salary:: $200
Job Type:: FullTime
Category:: Engineering

Start a New Search