Join to apply for the ASIC Design Engineer role at Broadcom Join to apply for the ASIC Design Engineer role at Broadcom Job Description:

The following information provides an overview of the skills, qualities, and qualifications needed for this role.

We are looking for bright, motivated, innovative, and hardworking engineers to join our top notch Job Description:

We are looking for bright, motivated, innovative, and hardworking engineers to join our top notch

engineering team. You will work closely with marketing, architecture, firmware, physical and layout

teams on full product development cycle from definition to production. You will be challenged and gain

valuable experience towards enhancing a successful career in ASIC design.

You will involve in engineering implementation spec writing from marketing/system requirements, RTL

design and verification, synthesis, static timing analysis. You will either be responsible for block and/or

chip level design and integration.

Job Requirements BSEE/MSEE. Minimum 8 years of experience developing, implementing, and testing

high performance communications/networking ASIC products.

Experience in mapping communications algorithms or standards (802.3 Ethernet) to hardware and

understanding of system design tradeoffs for high volume applications.

Must have good RTL experience including specification, design, verification, and synthesis. Must have

strong UNIX-based EDA tool skills and knowledge of ASIC design flows. Must be familiar with reusable

HDL coding styles and design for high volume manufacture.

Must be efficient in the following skills:

Verilog/VHDL coding and Lint tools Synthesis using Synopsys tool suite Timing Analysis using Synopsys Primetime tool Formal Verification DFT concepts of Scan, BIST. Strong Perl and Tcl scripting skill

Other highly desirable experience:

802.3 Ethernet or NIC experience. Low power design skills Layer 1 through Layer 4 experience

The candidate must have good personal communication skills, team working spirit, hardworking, and

motivated to be part of a highly competent design team.

Additional Job Description:

Compensation And Benefits

The annual base salary range for this position is $119,000 - $190,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Seniority level Seniority levelMid-Senior level Employment type Employment typeFull-time Job function Job functionEngineering and Information Technology IndustriesSemiconductor Manufacturing Referrals increase your chances of interviewing at Broadcom by 2x Santa Clara, CA $108,000.00-$212,750.00 3 days ago San Jose, CA $90,000.00-$110,000.00 4 days ago Sunnyvale, CA $132,000.00-$189,000.00 8 hours ago ASIC/SOC Silicon Physical Design Engineer Mountain View, CA $120,000.00-$400,000.00 8 months ago Senior ASIC Physical Design Engineer - High Performance Designs Santa Clara, CA $136,000.00-$264,500.00 3 hours ago San Francisco Bay Area $120,000.00-$150,000.00 1 hour ago Sunnyvale, CA $142,000.00-$203,000.00 2 days ago Digital Design Engineer, Reality Labs Silicon AI Research Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Santa Clara, CA $136,000.00-$310,500.00 1 day ago Mountain View, CA $120,000.00-$400,000.00 8 months ago Application Specific Integrated Circuit Design EngineerMember of Technical Staff, ASIC Design Engineer San Jose, CA $170,000.00-$180,000.00 2 months ago Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago Mountain View, CA $156,000.00-$229,000.00 3 days ago San Jose, CA $149,600.00-$214,100.00 1 week ago Application Specific Integrated Circuit Design Engineer San Jose, CA $150,000.00-$170,000.00 1 month ago Static Timing Analysis Engineer, FullChip/ASIC Implementation Santa Clara, CA $168,000.00-$310,500.00 6 days ago Mountain View, CA $204,000.00-$259,000.00 1 week ago San Jose, CA $119,000.00-$190,000.00 2 weeks ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago San Jose, CA $119,000.00-$190,000.00 2 weeks ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr