Design Verification Engineer
3 Days Old
Job Title
Responsibilities: Develop verification methodology and testbenches for digital and mixed-signal blocks. Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnects.
Basic Qualifications: BS, MS in Electrical Engineering, Computer Engineering, or related fields. Experience: Experience in ASIC design verification.
- Location:
- San Jose
We found some similar jobs based on your search
-
New Today
Design Verification Engineer
-
Sunnyvale
Design Verification Engineer Design Verification Engineer Salary for fulltime role: Location Sunnyvale CA or Austin Texas (working from Meta office) Key Responsibilities: Strong understanding of SV and UVM and good debugging skills. Understanding o...
More Details -
-
New Yesterday
Design Verification Engineer
-
San Jose
Design Verification Engineer Location: San Jose, CA Duration: 12 Months Pay rate: $80-$100/hr W2.
More Details -
-
1 Days Old
Design Verification Engineer
-
San Jose, CA
-
$200
- Engineering
If you are looking for a challenging and exciting career in the world of technology, then look no further. Skyworks is an innovator of high-performance analog semiconductors whose solutions are powering the wireless networking revolution.Through our ...
More Details -
-
1 Days Old
Silicon Design Verification Engineer
-
Santa Clara, CA, United States
- Architecture And Engineering Occupations
WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - ...
More Details -
-
2 Days Old
Design Verification Engineer
-
San Jose, CA, United States
-
$200,000 - $250,000
- Engineering
If you are looking for a challenging and exciting career in the world of technology, then look no further. Skyworks is an innovator of high-performance analog semiconductors whose solutions are powering the wireless networking revolution.Through our ...
More Details -
-
2 Days Old
Design Verification Engineer (eInfochips Inc)
-
Sunnyvale
Design Verification Engineer Role: Design Verification Engineer Location: Sunnyvale CA (Hybrid 3 days onsite)Experience: 8+ Years What Candidate Will Be Doing: At-least 8+ years of experience in System Verilog HVL and C++/C At-least 8+ year of exper...
More Details -